Follow
Sriram Aananthakrishnan
Sriram Aananthakrishnan
Verified email at intel.com
Title
Cited by
Cited by
Year
A scalable and distributed dynamic formal verifier for MPI programs
A Vo, S Aananthakrishnan, G Gopalakrishnan, BR De Supinski, M Schulz, ...
SC'10: Proceedings of the 2010 ACM/IEEE International Conference for High …, 2010
1272010
PIUMA: programmable integrated unified memory architecture
S Aananthakrishnan, NK Ahmed, V Cave, M Cintra, Y Demir, KD Bois, ...
arXiv preprint arXiv:2010.06277, 2020
262020
Hybrid approach for data-flow analysis of MPI programs
S Aananthakrishnan, G Bronevetsky, G Gopalakrishnan
Proceedings of the 27th international ACM conference on International …, 2013
152013
Prune the unnecessary: Parallel pull-push louvain algorithms with automatic edge pruning
JJ Tithi, A Stasiak, S Aananthakrishnan, F Petrini
Proceedings of the 49th International Conference on Parallel Processing, 1-11, 2020
92020
The Intel programmable and integrated unified memory architecture graph analytics processor
S Aananthakrishnan, S Abedin, V Cavé, F Checconi, K Du Bois, ...
IEEE Micro 43 (5), 78-87, 2023
72023
Some resources for teaching concurrency
G Gopalakrishnan, Y Yang, S Vakkalanka, A Vo, S Aananthakrishnan, ...
Proceedings of the 7th Workshop on Parallel and Distributed Systems: Testing …, 2009
72009
Parfuse: Parallel and compositional analysis of message passing programs
S Aananthakrishnan, G Bronevetsky, M Baranowski, G Gopalakrishnan
Languages and Compilers for Parallel Computing: 29th International Workshop …, 2017
42017
How formal dynamic verification tools facilitate novel concurrency visualizations
S Aananthakrishnan, M DeLisi, S Vakkalanka, A Vo, G Gopalakrishnan, ...
European Parallel Virtual Machine/Message Passing Interface Users’ Group …, 2009
42009
HotTiles: Accelerating SpMM with Heterogeneous Accelerator Architectures
G Gerogiannis, S Aananthakrishnan, J Torrellas, I Hur
2024 IEEE International Symposium on High-Performance Computer Architecture …, 2024
32024
Large-scale matrix restructuring and matrix-scalar operations
R Pawlowski, A More, V Cave, S Aananthakrishnan, JM Howard, ...
US Patent App. 17/134,251, 2022
32022
Compositional dataflow via abstract transition systems
G Bronevetsky, M Burke, S Aananthakrishnan, J Zhao, V Sarkar
Lawrence Livermore National Lab.(LLNL), Livermore, CA (United States), 2013
32013
Online and Real-time Object Tracking Algorithm with Extremely Small Matrices
JJ Tithi, S Aananthakrishnan, F Petrini
arXiv preprint arXiv:2003.12091, 2020
22020
Memory system architecture for multi-threaded processors
R Pawlowski, A More, JM Howard, JB Fryman, TC Zhong, S Smith, ...
US Patent 11,630,691, 2023
12023
Efficient sparse matrix-vector multiplication on intel piuma architecture
S Aananthakrishnan, R Pawlowski, J Fryman, I Hur
2020 IEEE High Performance Extreme Computing Conference (HPEC), 1-2, 2020
12020
Instruction set architecture and hardware support for hash operations
R Pawlowski, S Sharma, F Checconi, S Aananthakrishnan, JJ Tithi, ...
US Patent App. 18/621,437, 2024
2024
Multi-dimensional network sorted array merging
R Pawlowski, S Aananthakrishnan
US Patent App. 18/131,143, 2024
2024
Cache support for indirect loads and indirect stores in graph applications
R Pawlowski, S Aananthakrishnan, J Howard, J Fryman
US Patent App. 17/359,305, 2022
2022
Memory system architecture for multi-threaded processors
R Pawlowski, A More, JM Howard, JB Fryman, TC Zhong, S Smith, ...
US Patent 11,106,494, 2021
2021
System, apparatus and method for barrier synchronization in a multi-threaded processor
R Pawlowski, A More, S Smith, S Pitchaimoorthy, S Jain, V Cavé, ...
US Patent 11,061,742, 2021
2021
Array broadcast and reduction systems and methods
J Fryman, A More, J Howard, R Pawlowski, Y Demir, N Pepperling, ...
US Patent 10,983,793, 2021
2021
The system can't perform the operation now. Try again later.
Articles 1–20