Follow
Siddharth Garg
Siddharth Garg
Verified email at nyu.edu - Homepage
Title
Cited by
Cited by
Year
Badnets: Identifying vulnerabilities in the machine learning model supply chain
T Gu, B Dolan-Gavitt, S Garg
arXiv preprint arXiv:1708.06733, 2017
16502017
Fine-pruning: Defending against backdooring attacks on deep neural networks
K Liu, B Dolan-Gavitt, S Garg
International Symposium on Research in Attacks, Intrusions, and Defenses …, 2018
10332018
Badnets: Evaluating backdooring attacks on deep neural networks
T Gu, K Liu, B Dolan-Gavitt, S Garg
IEEE Access 7, 47230-47244, 2019
9322019
Securing computer hardware using 3d integrated circuit ({IC}) technology and split manufacturing for obfuscation
F Imeson, A Emtenan, S Garg, M Tripunitara
22nd {USENIX} Security Symposium ({USENIX} Security 13), 495-510, 2013
2582013
The EDA challenges in the dark silicon era: Temperature, reliability, and variability perspectives
M Shafique, S Garg, J Henkel, D Marculescu
Proceedings of the 51st Annual Design Automation Conference, 1-6, 2014
2342014
Integrated circuit (IC) decamouflaging: Reverse engineering camouflaged ICs within minutes.
M El Massad, S Garg, MV Tripunitara
NDSS, 1-14, 2015
2302015
Safetynets: Verifiable execution of deep neural networks on an untrusted cloud
Z Ghodsi, T Gu, S Garg
Advances in Neural Information Processing Systems 30, 2017
1772017
Thundervolt: enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators
J Zhang, K Rangineni, Z Ghodsi, S Garg
Proceedings of the 55th Annual Design Automation Conference, 1-6, 2018
1662018
Analyzing and mitigating the impact of permanent faults on a systolic array based neural network accelerator
JJ Zhang, T Gu, K Basu, S Garg
2018 IEEE 36th VLSI Test Symposium (VTS), 1-6, 2018
1572018
Cherry-picking: Exploiting process variations in dark-silicon homogeneous chip multi-processors
B Raghunathan, Y Turakhia, S Garg, D Marculescu
2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 39-44, 2013
1422013
Reverse engineering camouflaged sequential circuits without scan access
M El Massad, S Garg, M Tripunitara
2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 33-40, 2017
1092017
Verifiable asics
RS Wahby, M Howald, S Garg, A Shelat, M Walfish
2016 IEEE Symposium on Security and Privacy (SP), 759-778, 2016
92*2016
Securing hardware accelerators: A new challenge for high-level synthesis
C Pilato, S Garg, K Wu, R Karri, F Regazzoni
IEEE Embedded Systems Letters 10 (3), 77-80, 2017
912017
Deepreduce: Relu reduction for fast private inference
NK Jha, Z Ghodsi, S Garg, B Reagen
International Conference on Machine Learning, 4839-4849, 2021
842021
Lost at c: A user study on the security implications of large language model code assistants
G Sandoval, H Pearce, T Nys, R Karri, S Garg, B Dolan-Gavitt
32nd USENIX Security Symposium (USENIX Security 23), 2205-2222, 2023
82*2023
Cryptonas: Private inference on a relu budget
Z Ghodsi, AK Veldanda, B Reagen, S Garg
Advances in Neural Information Processing Systems 33, 16961-16971, 2020
822020
HaDeS: architectural synthesis for heterogeneous dark silicon chip multi-processors
Y Turakhia, B Raghunathan, S Garg, D Marculescu
Proceedings of the 50th Annual Design Automation Conference, 1-7, 2013
782013
Fault-tolerant systolic array based accelerators for deep neural network execution
JJ Zhang, K Basu, S Garg
IEEE Design & Test 36 (5), 44-53, 2019
752019
Logic locking for secure outsourced chip fabrication: A new attack and provably secure defense mechanism
ME Massad, J Zhang, S Garg, MV Tripunitara
arXiv preprint arXiv:1703.10187, 2017
732017
Benchmarking large language models for automated verilog rtl code generation
S Thakur, B Ahmad, Z Fan, H Pearce, B Tan, R Karri, B Dolan-Gavitt, ...
2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023
72*2023
The system can't perform the operation now. Try again later.
Articles 1–20